@eric This design seems a bit strange to me. Specifically the D1 on pin 6.
Firstly CV needs to be conditioned to be 0 to 1.7 V, and you could cut off the negative side by putting D1 on pin 5. But now it seems to bias the signal side. Is there a mistake? Or I’m not seeing something?